HOME | DEUTSCH | IMPRESSUM | KIT

bachelor thesis (finished): Improved integer conversion optimisation and VHDL code generation based on bit-width analysis