summaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
authorAndreas Fried <andreas.fried@kit.edu>2021-08-03 11:47:33 +0200
committerAndreas Fried <andreas.fried@kit.edu>2021-08-03 11:47:33 +0200
commit20c5dd7d55f6e3fc9b7bfbfdc34bc342d03aa798 (patch)
tree08f5234960b4c73690918398859361e001ee5865
parent6dfeab4016d89fb2546d7772d52b84facdcb0f7b (diff)
riscv: Call ir_lower_mode_b during target lowering.
Fixes backend/amd64_modeb.c, opt/ifconv7.c.
-rw-r--r--ir/be/riscv/riscv_bearch.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/ir/be/riscv/riscv_bearch.c b/ir/be/riscv/riscv_bearch.c
index af2be01..ab8bc81 100644
--- a/ir/be/riscv/riscv_bearch.c
+++ b/ir/be/riscv/riscv_bearch.c
@@ -29,6 +29,7 @@
#include "lower_alloc.h"
#include "lower_builtins.h"
#include "lower_calls.h"
+#include "lower_mode_b.h"
#include "lower_softfloat.h"
#include "lowering.h"
#include "platform_t.h"
@@ -556,6 +557,8 @@ static void riscv_lower_for_target(void)
be_after_irp_transform("lower-64");
foreach_irp_irg(i, irg) {
+ ir_lower_mode_b(irg, mode_gp);
+ be_after_transform(irg, "lower-modeb");
lower_alloc(irg, RISCV_PO2_STACK_ALIGNMENT);
be_after_transform(irg, "lower-alloc");
}